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Abstract
Analog design is quite more difficult than digital design. As a consequence, most of the effort in analog design still relies
on designer’s experience. New ideas and methodogies are required to make a progress towards automating the analog design.
Computational intelligence techniques, such as those based on fuzzy logic, have provided excellent results in those fields
traditionally reserved to human experts. This paper presents a collection of fuzzy logic–based tools which find an application
in the three main design phases of the analog design: topology selection, modelling and optimization, and testing.
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I. INTRODUCTION
The increasing demand of analog and mixed–signal application specific circuits (ASICs) has attracted the interest
of the researchers towards the analog field. However, despite the great effort which has been devoted to the
development of CAD tools for analog circuits, the design and test of the analog part of a circuit is still the most
time–consuming task [1]–[2].
The difficulty in the analog field arises from the complex dependencies that exist between parameters and circuit
specifications. Therefore, the design and test of analog circuits mainly relies on designer’s experience.
It is in this kind of problems where fuzzy logic–based techniques have found an application. As stated in [3],
fuzzy logic is a natural way of expressing the approximate, inexact nature of the human knowledge. This makes
fuzzy logic a good candidate to aid in the analog design field.
This paper presents a collection of tools for the design, modelling and test of analog circuits. These tools share a
common fuzzy logic–based framework, and they are part of FASY, an analog design package developed at the
University of Seville.
The paper is organized as follows. Section II presents the fuzzy logic–based common framework. Section III
presents an analog design tool which uses fuzzy logic in the topology selection process. In section IV fuzzy
logic is used to model circuit performances. In section V a tool for the automatic testing of analog circuits using
a neuro–fuzzy classifier is described. In each section, a brief description of the tool is made and experimental
results are presented. Finally, in section VI some conclusions are drawn.
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II. A FUZZY LOGIC–BASED COMMON FRAMEWORK
Figure 1 shows the basic configuration of a fuzzy system. It has four principal components:
1. The fuzzification interface, which is a mapping from the input data to fuzzy sets. A fuzzy setU is characterized
by a membership function F : U ! [0;1]. Membership functions can be labelled by a linguistic term F ,
such as “small”,“medium” or “large”. The most commonly used membership functions are triangular,
trapezoidal and gaussian.
2. The fuzzy rule base, which is a set of fuzzy rules in the form of IF–THEN clauses:
R
j
: IF x1 is A1j and x2 is A2j and ::: and xn is Anj THEN y is Bj (1)
3. The fuzzy inference machine, which is a decision–making logic which employs the rules of the fuzzy rule
base to produce a fuzzy output. The most commonly used inference mechanisms were proposed by
Mamdani and Sugeno. A comprehensive review of the different kinds of fuzzy inference machines can be
found in [4].
4. The defuzzification interface which produces a nonfuzzy action from the inferred fuzzy output. The most
commonly used defuzzification method is the centroid method, which computes the center of gravity of the
membership function of the inferred fuzzy output.
Figure 2 depicts a graphical representation of the principal components of the fuzzy mechanism used in this
paper. Gaussian shaped membership functions have been selected for the input data
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Singletons are used for the output variable.
Fuzzy implication uses the Larsen’s product operation rule. The connective and is implemented by means of the
algebraic product. Fuzzy rules are combined by means of the sentence connective also, which is implemented
by means of the algebraic addition. With this selection of parameters, an expression for rule j implication is
given by:
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where w
j
is the position of the singleton corresponding to the j–th rule.
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The defuzzification process is carried out using the centroid method. As the membership functions of the output
variable are singletons, the center of gravity of the inferred fuzzy set can be obtained by means of the expression
y =
P
m
1 j wj
P
m
1 j
(4)
A. Learning
Recently, it was proven that fuzzy systems are able to approximate any real continous function on a compact
set to arbitrary accuracy [5]–[7]. Fuzzy systems can be trained to match unknown nonlinear maps. Different
training procedures have been proposed in the literature, such as backpropagation [8], competitive learning [9],
the orthogonal least square algorithm [7] and clustering [11].
The backpropgation technique has been selected here [12]:
1. Generate a list of input–output pairs in the map to be learnt.
2. Choose an input–output pair (x,yd) from the list to be learnt. x is the input vector and yd the desired
output.
3. Compute intermediate values
j
, and the output y, corresponding to the input vector x (forward process).
4. Update parameters according to the following equations (backward process):
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5. Return to step 2 until
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or until a predefined number of iterations is exceeded.
The derivatives @y=@w
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can be obtained using the chain rule. 
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are learning
rate parameters.
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III. A FUZZY LOGIC–BASED TOOL FOR ANALOG SYNTHESYS
Circuit design can be considered as a two step process: the designer first selects a circuit topology among a set
of fixed alternatives and then optimizes the values of circuit parameters to meet a set of specifications.
Existing tools have been mainly focused in the parameter optimization step. The optimization process is
converted into a minimization problem by means of the formulation of a cost function. Different techniques
have been used to minimize the cost function: the steppest descendent method was used in OPASYN [13]. The
method of feasible directions in DELIGHT.SPICE [14]–[15]. Sequential quadratic programming in [16]. Statistical
techniques, such as simulated annealing [17]–[19] or tabu search [20] have been also used.
On the other hand, the topology selecttion process is usually left to the designer’s experience. Existing references
deal with the topology selection process by means of artificial intelligence techniques [13], or hierarchical
decomposition [21]–[22].
This section describes a design system for analog synthesys which uses fuzzy–logic in the topology selection
process. Afterwards, an optimizer which is described elsewhere [19], sizes all the components of the selected
topology, to minimize an user defined cost function.
A. System Architecture
The architecture of the proposed design system is shown in figure 3. Two data flows are pointed out in this
figure. In the top–down flow (called design flow), it acts as a design tool for analog cells. In the bottom-up
flow (called learning flow), the topology selection rules are learnt from the experience gained with the optimizer.
In a design, some performance specifications are defined by the designer. Table 1 shows an example of the
specification set for operational amplifiers. The topology selection module uses fuzzy decision rules to select the
circuit topologies that best accommodate the set of performance specifications. Selected topologies are displayed
along with a grade from 0 to 100, indicating their relative suitability to performance specifications. The designer
chooses one of them or allows the system to choose the highest rated topology. Then, the selected topology is
given to the circuit parameter optimizer. If the final design is accepted, it is stored in the internal data base. The
experience gained with these successful designs can be used to modify the topology decision rules. This process
is called learning rules process and can be automatically made by means of the backpropagation method above
described.
The knowledge base can be directly obtained from an expert designer or automatically generated from the
experience gained with earlier designs using the parameter optimizer that will be described in the following
5
section. Table 2 resumes a set of decision rules entered by a human expert to make a choice among three op.amp.
topologies (figure 4). Following these rules, the three basic topologies are adequate when small dc gains and
small unity gain frequencies are specified. For small and medium dc gains, the Basic Two Stage (BTS) op.amp.
is preferred, while the Folded Cascode OTA op.amp. dominates in the case of large gains and frequencies.
Note that these rules are defined using the natural language used by expert designers. Using the rules given
and the inference process described in section II, the decision surfaces of figure 5a are obtained. These figures
indicate the relative suitability of each topology to performance specifications, and are used in the topology
decision process. This example has been deliberately made simple so that the results can be represented as
simple decision surfaces.
Sometimes the topology decision rules cannot be acquired due to the lack of experience (e.g., in the case of new
technology) or due to the existence of conflicting specifications. In those cases, the proposed system is able to
automatically generate the decision rules by means of neuro–fuzzy techniques.
The automatic rules generation process carries out the following steps. The specifications space is clustered in an
adequate number of cells, each one representing a set of user specifications. In the case of only two specifications,
it leads to rectangular bi–dimensional cells. In the case of n specifications, it leads to n–dimensional cells. For
each cell and each possible topology, an optimization process is carried–out using the circuit optimizer. The
final value of the cost function is considered as a figure of merit of the related topology with this set of user
specifications. It is convenient to repeat the optimization process several times, starting with randomly generated
initial values of the system variables to obtain a result independent of the optimization procedure. Using this
method, the decision surfaces of figure 5b have been obtained. When compared with the decision surfaces
of figure 5a some interesting conclusions can be drawn. The general behaviour of these figures are similar,
indicating that the experienced designer had a good qualitative feel for topology selection. There is a difference,
whereas figure 5a represents the approximate reasoning of a human expert, figure 5b has been obtained as a
consequence of an optimization process, and represents precise knowledge of circuit behaviour. Each surface in
figure 5b was built from the results obtained with 100 designs. Technology files were taken from a commercial
1.5 m CMOS process. It took approximately six hours on a 96 MIPs workstation to obtain the decision surfaces
of figure 5b. Whereas it seems to be a time–consuming task, this process only needs to be carried out once for a
given technology.
These surfaces can be stored as fuzzy decision rules by means of the learning process described in section II.
Storing decision surfaces as fuzzy rules exhibits some advantages over a tabular representation. First of all,
only a few decision rules are required for surface representation, saving memory. Secondly, fuzzy logic is a
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structured way for knowledge representation and can be used by expert designers in future designs, and also in
the evaluation of new incoming technologies. Finally, storing decision surfaces as fuzzy rules, allows the system
to inherit some properties of fuzzy systems such as generalization, that is, the ability to obtain good responses
when faced with new problems. After the learning process, the decision surfaces do not significatively differ
from the surfaces of figure 5b. Figure 6 shows a view of the decision surfaces superimposed after normalization
in the range [0..100].
As knowledge is represented by means of the exact shape of a set of membership functions and fuzzy rules,
changing from one technology to another, only requires replacing them with a new set of membership functions
and fuzzy rules, maintaining the structure of the decision making process.
Note that the technique used for the topology selection of operational amplifiers can also be used for other
analog cells, and in the selection step of each level of a hierarchical design tool, such as OASYS. Using fuzzy
logic for topology selection, and the ability to learn decision rules in an automatic way, are characteristics of the
proposed system which are believed to be unique when it is compared with other existing analog CAD tools.
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IV. A FUZZY LOGIC–BASED TOOL FOR CIRCUIT PERFORMANCE MODELLING OF ANALOG CIRCUITS
The design process of an electronic circuit is an iterative process that requires a large number of circuit simulations
to meet the user specifications. An efficient way to reduce the time spent in these simulations is to build models
of the circuit performance functions. These models find different applications, such as circuit optimization,
design centering, tolerance assignment, delay modelling of VLSI circuits, etc.
Simple models can be employed in describing non–complex circuits with linear behaviour. However, in many
problems, it is not possible to determine such simple models, because the inherent nonlinearities of the circuit
cannot be approximated accurately by elementary functions, or because the complexity of the circuit makes it
exhibit a complex behaviour.
Differente approximation methods have been proposed, such as quadratic interpolation [23]–[24], the Group
Method of Data Handling (GMDH) [25]–[26], quasi–Newton optimization techniques [27], and statistical tech-
niques [28].
In [29], a composite method was proposed which combines the best characteristics of the Maximally Flat
Quadratic Interpolation technique (MFQI) and the Group Method of Data Handling (GMDH).
In this section, the use of Fuzzy Logic is proposed for accurate modelling of circuit performance functions. Fuzzy
Logic is attractive in nonlinear circuit modelling for a number of reasons. First of all, fuzzy logic is a natural
way of expressing the approximate nature of the human knowledge about the circuit behaviour. Secondly,
as stated in [5]–[7], fuzzy models are universal approximators, so that there are no restrictions in the kind of
functions that fuzzy systems can model. Finally, the parameters of the model can be trained to fit a set of selected
input–output pairs, by means of neurofuzzy techniques, such as backpropagation. Thus, fuzzy models can be
used in an automatic adaptive process which, starting from the selected input–output pairs, produces a model
of high accuracy at a low cost.
A. Modelling Procedure
This subsection describes the modelling procedure.
1. The reference circuit simulator (SPICE) is used to generate a set of base points, called the training set. The
Latin Hypercube experimental design technique [30] is used to generate the base points.
2. The fuzzy model described in section II is employed to model the circuit performance functions of
interest. Although it is possible to start from values of the model parameters (c
ij
; 
ij
; w
j
) obtained from
the approximate knowledge of the circuit behaviour, the results reported here have been obtained starting
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from a set of randomly chosen values of the parameters.
3. The parameters of the model are tuned in an automatic way, by means of the process described in section
II,
Using this procedure, circuit performance modelling is a simple process. There are not complex transformations
of the input variables. No decisions based on fitting are required either. The parameters of the model adapt in
an automatic way, and no human intervention is required.
B. Examples
Two examples, analog and digital, have been used to test the accuracy of the modelling technique. The examples
have been taken from the reference [29]. Nevertheless, the value of the circuit parameters (MOS transistors
widths and lenghts), as well as the technology files are, in general, different. Hence, the results reported here
can only roughly be compared to the results reported in [29].
Example 1. Modelling Time Delay of a Three–Input NAND Gate
Figure 7 shows the schematic of a three–input NAND gate. In this example, the performance function of interest
is the NAND gate–delay. The circuit has 7 independent variables, which are considered to be as independent,
uniformly distributed random variables, whose variation ranges are displayed in table 3.
Table 4 shows the results obtained with the proposed fuzzy model and a variable number of rules. 200 base points
were used in the training set. They were obtained using HSPICE level 6, and the parameters of a commercial 1.5
m CMOS technology.
It can be observed the accuracy of the model, which provides a small value of the average and maximum errors,
even for a reduced number of rules.
However, a complete test of the model accuracy requires the use of a set of independent test points. To this
purpose a new set of 50 uniformly distributed base points was generated using the Latin Hypercube experimental
technique once again. This new set of base points is called the checking set.
The last three columns in table 4 show the standard deviation, and the average and maximum errors of the
models with the checking set. As expected, these errors are higher than the ones corresponding to the training
set, although they are small enough to warranty that no overfitting occurs.
Example 2. Modelling a CMOS Linear Transconductance Amplifier (TCA).
Figure 8 depicts the schematic of a CMOS Linear Transconductance Amplifier (TCA). It is assumed perfect
matching between transistors, as required by the symmetry of the circuit. The independent variables are the
9
width of the MOS transistors M9 (M14), M10 (M13), and M11 (M12), as well as the bias current, I
ref
. These
variables are considered to be as independent, uniformly distributed random variables, whose variation ranges
are shown in table 5.
The performance functions of interest are the average dc transconductanceA
g
and the nonlinearity error NL. To
obtain the base points, 50 dc swing analyses were performed. For every analysis (figure 8), V
in
= (V
+
in
  V
 
in
)
ranges from -3.6 V to 3.6 V , in 21 steps of 36 mV each. The performance functions of interest are defined as
follows:
1. Average dc trans. gain (A=V )
A
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2. Nonlinear error (%)
NL = maxf
A
g
  I
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g i = 1; ::;21 (10)
A
g
is a well–behaved function which can be accurately approached by the fuzzy model, as shown in table 6.
The average and maximum errors in the training set are small, even for a reduced number of rules. On the other
hand, the NLerror, is a max function which is difficult to model, as can be seen in table 7. However, the small
value of the average errors and the standard deviations show that the fuzzy model still accurately represents the
circuit behaviour.
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V. A FUZZY LOGIC–BASED TOOL FOR ANALOG TESTING
Fault detection and classification of analog circuits received a great deal of attention in the 70’s and the early
80’s, due to the increasing complexity of electronic circuits and the high realibility requirements in the spatial
and military fields [31]–[32]. Recently, the extensive use of analog and mixed–signal ASICs, have attracted the
interest of the research community towards analog and mixed–signal testing again [33]. A comprehensive review
on the topic can be found in [31]–[32] and [34]. In [35]–[39] some fault detection and classification methods of
analog circuits, which are directly related to this work, can be found.
In accordance with the classifications in [31], in this paper a new fault detection and classification method is
proposed, which can be included among the taxonometric methods; that is, those which employ a fault–dictionary
where the system reference responses, corresponding to each potential fault condition, are stored. This fault–
dictionary is built before the on–line testing process, by means of a serie of Monte–Carlo simulations of the
circuit, under nominal and faulty conditions. Thus, the proposed method can be also considered a before–test
method. In the on–line process, the measured circuit responses are compared to the responses stored in the
dictionary; the one which approximates the most, is selected following some predefined criterium.
The main contribution of this section is the proposal of a new fuzzy–neuron intended for classification problems,
and its application to analog circuit testing. The proposed test system allows the recognition of arbitrarily
shaped classification regions. It can be applied to test linear and non–linear circuits, with both parametric and
functional tests. In addition, unlike other methods, no assumptions are made about the statistical distribution,
or independence of the measurements.
A. A Fuzzy Neuron: Application to the Fault Detection of Analog ICs
Figure 9 shows a fuzzy–neuron specially intended for classification problems. The n–inputs of the neuron are
rules of a fuzzy controller, whose inputs are, in turn, the circuit measurements.
Let x = (x1; x2; ::; xm) be the input set to the classifier (i.e. the circuit measurements). The input xj in the rule
i, is assigned a gaussian membership function 
ij
(x
j
) following the model described in section II.
To perform as a classifier, the center of gravity defuzzification of equation (4) is replaced by a weighted sum and
a sigmoidal function.
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(11)
An analysis similar to that carried–out in [6], would demonstrate that this fuzzy–neuron is an universal approxi-
mator in the n–dimensional space. Then, arbitrarily shaped regions can be classified using this fuzzy–neuron.
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B. Testing Procedure
The testing procedure consists of two phases: the training process and the on–line testing process.
1. Training process. This process is carried–out before test.
(a) Perform a serie of Monte–Carlo simulations of the circuit, under nominal and faulty conditions. The
set of measurements of each simulation is stored in a file. Once finished this process, the training set
has been obtained.
(b) Assign one fuzzy–neuron to each fault class. The fuzzy–neurons are then trained following the
learning process presented in section A.
2. Testing process. This process is an on–line process carried–out in wafer–level. In this paper, this process has
been replaced by a new serie of Monte–Carlo simulations. Each simulation is assigned to the fault class
corresponding to the neuron with the highest output. Tally how often a given class is correctly classified.
Also keep track of what classes a given fault is incorrectly classified under.
C. Fault Modelling
Although there are a large catalog of possible faults in analog circuits, only a reduced number of them are
usually considered, containing short and open circuits in the terminal of the active devices. This limited catalog
includes, however, the most common faults, as can be deduced from some empyrical studies [40].
In the examples of the next section, only the four most common faults in CMOS analog circuits have been
included in the fault–list:
1. Gate–drain short.
2. Gate–source short.
3. Open contact in the drain.
4. Open contact in the source.
To warranty the convergence of the simulations, short–circuits are simulated by means of a 1 
 resistor, while
open contacts are simulated by means of a 100 M
 resistor. All the faults are assumed to be equally probable.
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D. Experimental Results
Figure 10 shows the schematic of two CMOS circuits which have been used to test the method proposed here.
Table 8 resumes the results obtained with these two circuits. The apparent error rate of misclassification (APER), as
defined in [41], has been used as a figure of merit. Let N1, N2, ... , Ng be the number of tests for each fault type,
and the subscript m meaning misclassified, we define the APER:
APER =
N1m + N2m + ::: + Ngm
N1 + N2 + + ::: + Ng
(12)
100 Monte–Carlo runs were generated for each fault type. It was assumed an uniform distribution of the circuit
parameters, with the following maxima deviations:
 10 % for MOS transistors physical dimensions W and L. Matched pairs remain matched within a 1 % of
error.
 10 % for MOS transistor SPICE parameters V TO and TOX .
 10 % for bias currents.
 20 % for all the passive components (resistors and capacitors).
The set of measurements is composed of:
 dc measurements in the nodes of the circuit.
 the magnitude of the ac analysis at the frequency of 100 Hz in the output node.
50 Monte–Carlo runs were used to build the training set, while the other 50 were used to build the checking set.
Measured learning times in a SUN–10 workstation ranged from about 10 minutes for the single differential pair
to approximately 20 minutes for the OTA. These times are much smaller than that for the Monte–Carlo analysis.
It can be observed in table 8 that nearly 99 % of correct classificationcan be obtained using only dc measurements.
Furthermore, using only 2 measurements (dc and ac magnitude in the output node), a large fraction of faulty
circuits can be detected. Due to the extremely high classification capability obtained with dc measurements, only
a minor improvement in the APER is observed whan one ac measurement in the output node is also included.
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VI. CONCLUSIONS
In this paper, a collection of fuzzy logic–based tools for analog design automation has been presented. These
tools share a common fuzzy–logic structure with learning capability.
The first tool is intended for the topology selection of analog cells. It uses fuzzy logic in the selection process.
The decision rules can be directly entered by a human expert or they can be automatically generated from the
experience with earlier designs. Secondly, a tool for circuit performance modelling has been presented. It can be
used for a qualitative description of the circuit behaviour. Alternatively, it can accurately approach the circuit
performances of interest by means of a learning process. Finally, a tool for analog testing has been described. It
uses a fuzzy–neuron classifier to detect and classify faults in analog circuits.
Some examples of the application of these tools to analog circuits have been shown which demonstrate their
abilities.
These tools represent an effort towards automating the analog design, combining new computational intelligence
techniques with other conventional approaches based on simulation and optimization. Using the abilities of
fuzzy systems, the proposed tools are able to combine experimental crisp data with the intuitive, fuzzy nature
of the human knowledge about how analog circuits behave.
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Specification name Spec.
DC Gain (dB) 90
Unity Gain Freq. (MHz) 1
Phase Margin (deg) 60
Slew Rate (V/sec) 1
1=f Noise at 1 KHz (nV=
p
Hz) 150
Power Dissip. (mW) 1
Active Area (m2) min.
Load Capacitance (pF ) 10
Table 1: An example of user specifications for opamps.
VL
VSL
S
MVL
VL L
M
S
M
L
S M L
Gain
Freq.
VL L S
L
M
M VS
S VS
S
M
L
S M L
Gain
Freq.
VL
VL
VL
L
L
S
S
M S
S
M
L
S M L
Gain
Freq.
a)
c)
b)
VL
L
M
S
VS
Very Large
Large
Medium
Small
Very Small
Table 2: Decision rules defined by an expert. The tables show the adequacy of each topology in the case of a large active area. a) BTS, b) OTA, c)
Folded Cascode OTA.
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Variable Name x
i
x
i
x1: Capacitor Caa (pF ) 0.20 0.10 (50.0 %)
x2: Capacitor Cbb (pF ) 0.20 0.10 (50.0 %)
x2: Capacitor Ccc (pF ) 0.55 0.45 (81.8 %)
x4: Width of transistor M1, W1 (m) 14.00 10.50 (75.0 %)
x5: Width of transistor M2, W2 (m) 14.00 10.50 (75.0 %)
x6: Width of transistor M3, W3 (m) 14.00 10.50 (75.0 %)
x7: Rise time of input waveform, T (ns) 4.10 3.90 (95.1 %)
Table 3: Input Variable Ranges for the Three–Input NAND Gate.
Training Set Checking Set
N.Rules Std.Dev Avg.Error Max.Error Std.Dev. Avg.Error Max.Error
4 1.947 1.500 6.670 3.520 2.507 9.852
8 1.044 0.797 4.017 2.841 1.900 10.020
16 0.593 0.476 1.695 2.824 1.888 8.810
learning in 1000 iterations
Table 4: Model Accuracy for the Three–Input NAND Gate. Results in %.
Variable Name x
i
x
i
x1: Width of M9 and M14 (m) 250.00 150.00 (60.00 %)
x2: Width of M10 and M13 (m) 300.00 66.67 (22.22 %)
x3: Width of M11 and M12 (m) 4.00 0.75 (18.75 %)
x4: Bias Current Iref (A) 50.00 0.50 (1.00 %)
Table 5: Input Variable Ranges for the TCA.
Training Set Checking Set
N.Rules Std.Dev Avg.Error Max.Error Std.Dev Avg.Error Max.Error
4 0.744 0.610 1.857 0.956 0.773 2.506
8 0.339 0.472 1.713 0.865 0.667 2.473
16 0.318 0.246 0.944 0.584 0.376 2.552
learning in 1000 iterations
Table 6: Model accuracy for the CMOS linear TCA. Average dc gain (A
g
). Results in %.
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Training Set Checking Set
N.Rules Std.Dev Avg.Error Max.Error Std.Dev Avg.Error Max.Error
4 1.385 1.076 5.175 3.271 2.628 8.309
8 0.975 0.662 4.837 2.414 1.712 8.420
16 0.883 0.617 4.234 2.088 1.585 6.038
learning in 1000 iterations
Table 7: Model accuracy for the CMOS linear TCA. Nonlinearity error (NLerror). Results in %.
Fault  Classification
  (Average)Go/No Go
7.67
1.73
0.4
1.13
8.04
1.04
Fault Classes
15
23
0.47
13.53
0.4
5.48
24.17
0.7
Only output node.
dc in all nodes
dc in all nodes and ac
  in output node
ac and dc (2 measur.)
Output Trans. Amplifier
Singel Differential  Pair
Only output node.
dc in all nodes
dc in all nodes and ac
  in output node
ac and dc (2 measur.)
(6 measurements)
(5 measurements)
(4 measurements)
(5 measurements)
Table 8: Analog testing tool: summary of results. Data show the APER (Apparent Rate of Error) in percentage.
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Fuzzification
Interface
Fuzzy Rule
Base
Fuzzy Inference
Machine
Defuzzification
Interface
Non-fuzzy
Input
Non-fuzzy
Output
Figure 1: The structure of a fuzzy model.
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Output:     y
Rules:         R1     If      x1  is       A11       and         x2  is       A21        then         y  is      B1
R2     If      x1  is       A12        and        x2  is       A22        then         y  is      B2
R3     If      x1  is       A13        and        x2  is       A23        then         y  is      B3
A11 A21 B1
A12 A22
De-fuzzification
Figure 2: The inference process.
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Figure 3: Block Diagram of the design system.
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I
I
I
Figure 4: Basic op.amp. topologies: a) Basic Two Stage (BTS) op.amp., b) Output Transconductance Amplifier (OTA) and c) Folded Cascode
OTA.
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Figure 5: Decision surfaces: a) Obtained from a human expert. b) Obtained from the optimization process.
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Figure 6: Superimposed decision surfaces.
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Figure 7: Three–Input NAND gate.
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Ia) Differential Pair Circuit (DPC)
I
b) Output Transconductance Amplifier (OTA)
Figure 10: Circuit examples.
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